Sandisk

ASIC Physical Design Engineer (STA)

Bengaluru, KA, IndiaFull timePosted 2 days ago
Apply on Sandisk →

Sign into see who you know at Sandisk.

 Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today’s needs and tomorrow’s next big ideas. With a rich history of groundbreaking innovations in Flash and advanced memory technologies, our solutions have become the beating heart of the digital world we’re living in and that we have the power to shape.Sandisk meets people and businesses at the intersection of their aspirations and the moment, enabling them to keep moving and pushing possibility forward. We do this through the balance of our powerhouse manufacturing capabilities and our industry-leading portfolio of products that are recognized globally for innovation, performance and quality.Sandisk has two facilities recognized by the World Economic Forum as part of the Global Lighthouse Network for advanced 4IR innovations. These facilities were also recognized as Sustainability Lighthouses for breakthroughs in efficient operations. With our global reach, we ensure the global supply chain has access to the Flash memory it needs to keep our world moving forward. Position Overview:We are seeking a highly skilled and experienced Senior Engineer for our Static Timing Analysis (STA) function. The successful candidate will be part to a  team of talented engineers responsible for ensuring the timing performance and integrity of our complex semiconductor designs. This role requires a good  understanding of STA methodologies, prior experience of timing signoff  and a strategic vision to drive continuous improvement in our timing analysis processes. Key Responsibilities:- Own Subsystem level STA , providing direction and guidance to PnR team for Timing closure & Synthesis report analysis.- Develop and implement advanced STA methodologies and strategies to meet the timing closure requirements of complex IC designs.- Collaborate with cross-functional teams, including design, verification, physical design, and DFT, to ensure seamless integration and optimal timing performance.- Drive the development and maintenance of STA scripts and tools to automate and streamline timing analysis processes.- Conduct thorough timing analysis, identify critical paths, and develop strategies to mitigate timing violations and improve overall design performance.- Stay abreast of industry trends and emerging technologies in STA and related fields, and incorporate best practices into the team’s workflow.- Prepare and present detailed timing reports and technical documentation to stakeholders- Foster a culture of innovation, collaboration, and continuous improvement within the STA team.  - Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.- A minimum of 2 years of experience in Static Timing Analysis.- Proven track record of successfully executing STA- In-depth knowledge of STA tools (e.g., Synopsys PrimeTime, Cade...